summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data/cont_query_fcs.dat
blob: 2b9d4b1e40e601fc3242982e0e7aa6e00da17b67 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
55	// Preamble
55
55
55
55
55
D5
02	// Dest MAC Address
00
02
03
04
05
C8	// Source MAC Address
F7
50
F3
AB
DE
08	// Type IPv4
00
45	// IP Packet (Version, IHL)s
00
00	// Total Length
23
42	// Identification
41
00
00
80	// TTL
11	// Identification (UDP)
70	// IP Checksum
C1
C0	// IP Source Address
A8
03
12
C0	// IP Dest Address
A8
03
65
30	// UDP Source Port
00
90	// UDP Dest Port
20
00	// UDP Length
0f
AC	// UDP Checksum
E6
07	// Msg Size
01	// Device
02	// Command
00	// Controller Address
02	// FW Increment
00	// Data 
00	// PAD
00
00
00
00
00
00
00
00
00
00
00
70	// FCS
E3	// 
95
1DA
40	// Idle Clocks

Highly Recommended Verilog Books