1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
// megafunction wizard: %ALTDDIO_OUT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: ALTDDIO_OUT
// ============================================================
// File Name: ddro.v
// Megafunction Name(s):
// ALTDDIO_OUT
//
// Simulation Library Files(s):
//
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
// ************************************************************
//Copyright (C) 2025 Altera Corporation. All rights reserved.
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and any partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, the Altera Quartus Prime License Agreement,
//the Altera IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Altera and sold by Altera or its authorized distributors. Please
//refer to the Altera Software License Subscription Agreements
//on the Quartus Prime software download page.
// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module ddro (
aclr,
datain_h,
datain_l,
oe,
outclock,
dataout);
input aclr;
input [5:0] datain_h;
input [5:0] datain_l;
input oe;
input outclock;
output [5:0] dataout;
wire [5:0] sub_wire0;
wire [5:0] dataout = sub_wire0[5:0];
altddio_out ALTDDIO_OUT_component (
.aclr (aclr),
.datain_h (datain_h),
.datain_l (datain_l),
.oe (oe),
.outclock (outclock),
.dataout (sub_wire0),
.aset (1'b0),
.oe_out (),
.outclocken (1'b1),
.sclr (1'b0),
.sset (1'b0));
defparam
ALTDDIO_OUT_component.extend_oe_disable = "OFF",
ALTDDIO_OUT_component.intended_device_family = "Cyclone 10 LP",
ALTDDIO_OUT_component.invert_output = "OFF",
ALTDDIO_OUT_component.lpm_hint = "UNUSED",
ALTDDIO_OUT_component.lpm_type = "altddio_out",
ALTDDIO_OUT_component.oe_reg = "UNREGISTERED",
ALTDDIO_OUT_component.power_up_high = "OFF",
ALTDDIO_OUT_component.width = 6;
endmodule
// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone 10 LP"
// Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "OFF"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone 10 LP"
// Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF"
// Retrieval info: CONSTANT: LPM_HINT STRING "UNUSED"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out"
// Retrieval info: CONSTANT: OE_REG STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF"
// Retrieval info: CONSTANT: WIDTH NUMERIC "6"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
// Retrieval info: USED_PORT: datain_h 0 0 6 0 INPUT NODEFVAL "datain_h[5..0]"
// Retrieval info: CONNECT: @datain_h 0 0 6 0 datain_h 0 0 6 0
// Retrieval info: USED_PORT: datain_l 0 0 6 0 INPUT NODEFVAL "datain_l[5..0]"
// Retrieval info: CONNECT: @datain_l 0 0 6 0 datain_l 0 0 6 0
// Retrieval info: USED_PORT: dataout 0 0 6 0 OUTPUT NODEFVAL "dataout[5..0]"
// Retrieval info: CONNECT: dataout 0 0 6 0 @dataout 0 0 6 0
// Retrieval info: USED_PORT: oe 0 0 0 0 INPUT NODEFVAL "oe"
// Retrieval info: CONNECT: @oe 0 0 0 0 oe 0 0 0 0
// Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL "outclock"
// Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.v TRUE FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.qip TRUE FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.bsf TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro_inst.v TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro_bb.v TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.inc TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.cmp TRUE TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ddro.ppf TRUE FALSE
|
