summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/.gitignore
blob: 2e58f2c452fde09e926317fa1cfd75eedf086333 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
betsy_top.txt
db
greybox_tmp
incremental_db
simulation
output_*
*.bak
*.map
*.rpd
*.rpt
*.rpd
*.qws

Highly Recommended Verilog Books