summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/.gitignore
blob: 2e58f2c452fde09e926317fa1cfd75eedf086333 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12

betsy_top.txt
db
greybox_tmp
incremental_db
simulation
output_*
*.bak
*.map
*.rpd
*.rpt
*.rpd
*.qws
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-01-03 13:22:06 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis