summaryrefslogtreecommitdiffhomepage
path: root/source/top.v
AgeCommit message (Expand)Author
2020-11-20top: move darsena top under ecp5um foldermindchasers
2020-11-19top: add support for custom packet and misc. cleanupsmindchasers
2020-11-16directives: rename file and update for new optionsmindchasers
2019-07-08top: fix typo for debug defines: DEBUG_I2Cmindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2024-11-13 01:33:41 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis