privateisland - FPGA network processor

summary refs log tree commit diff homepage

path: root/source/link_timer.v

Age	Commit message (Expand)	Author
2020-11-19	top: add support for custom packet and misc. cleanups	mindchasers
2020-10-01	link_timer: Generate link timer pulse (1.6 and 10 ms) per SGMII and IEEE 802.3	mindchasers

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis