summaryrefslogtreecommitdiffhomepage
path: root/source/controller.v
AgeCommit message (Expand)Author
2021-06-30controller: rm i2c_fifo_priority because it is no longer usedmindchasers
2021-03-02controller: clean up, tx_metrics becomes tx_custommindchasers
2019-05-01initial commit, all basic functions work on Darsena V02mindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2024-12-09 07:57:59 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis