summaryrefslogtreecommitdiffhomepage
path: root/simulation
AgeCommit message (Expand)Author
2025-12-21simulation: remove top level directoryPrivate Island Networks Inc
2020-11-16project: rename sim folder, update READMEmindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-01-07 04:42:05 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis