summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera
AgeCommit message (Expand)Author
2026-07-06project: add gpio revision to support daughter board I/O renaminggpioPrivate Island Networks Inc.
2026-07-06src: modify gpio i/o size, replace hard addresses with params, misc fix upsPrivate Island Networks Inc.
2026-07-01gpio: first pass changes to support new GPIO daughter boardJacob Corder
2026-02-03mle: patch files to support FSM3, MLE header, and bug fixesPrivate Island Networks Inc
2025-12-21betsy: preliminary beta snapshotPrivate Island Networks Inc
2025-07-03manu: prune and rename to make currentdarsenaPrivate Island Networks

Highly Recommended Verilog Books