summaryrefslogtreecommitdiffhomepage
path: root/src/ipv4_tx_mle.v
diff options
context:
space:
mode:
Diffstat (limited to 'src/ipv4_tx_mle.v')
-rw-r--r--src/ipv4_tx_mle.v15
1 files changed, 5 insertions, 10 deletions
diff --git a/src/ipv4_tx_mle.v b/src/ipv4_tx_mle.v
index 28d6d85..17749ff 100644
--- a/src/ipv4_tx_mle.v
+++ b/src/ipv4_tx_mle.v
@@ -32,7 +32,7 @@ module ipv4_tx_mle(
input [7:0] cont_addr,
input [15:0] cont_d_i,
output reg [15:0] cont_d_o,
-
+
// Line State
input mode_100Mbit,
input phy_up,
@@ -45,15 +45,13 @@ module ipv4_tx_mle(
// MAC Interface
input fifo_re_i,
output reg fifo_empty_o,
- output reg [8:0] fifo_d_o,
-
- // Debug
- output [7:0] gpio
+ output reg [8:0] fifo_d_o
);
`define INCLUDED
`include "ethernet_params.v"
`include "rgmii_params.v"
+ `include "mle_params.v"
`undef INCLUDED
localparam TX_CNT_OFFSET = 11'h15; // offset for start of IP Header in Ethernet frame
@@ -82,8 +80,8 @@ module ipv4_tx_mle(
udp_pkt_length <= 16'd0;
end
else if (ipv4_hdr_active && tx_cnt == 11'd0) begin
- ipv4_pkt_length <= byte_cnt_i + SZ_IPV4_HEADER + SZ_UDP_HEADER;
- udp_pkt_length <= byte_cnt_i + SZ_UDP_HEADER;
+ ipv4_pkt_length <= byte_cnt_i + SZ_IPV4_HEADER + SZ_UDP_HEADER + SZ_MLE_HEADER;
+ udp_pkt_length <= byte_cnt_i + SZ_UDP_HEADER + SZ_MLE_HEADER;
end
always @(posedge clk, negedge rstn)
@@ -168,8 +166,5 @@ module ipv4_tx_mle(
default: udp_hdr = 8'h00;
endcase
endfunction
-
- assign gpio[0] = |ipv4_cksum[7:0];
- assign gpio[1] = |ipv4_cksum[15:8];
endmodule

Highly Recommended Verilog Books