summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera
diff options
context:
space:
mode:
Diffstat (limited to 'manufacturer/altera')
-rw-r--r--manufacturer/altera/cyclone10_lp/src/betsy.v10
1 files changed, 4 insertions, 6 deletions
diff --git a/manufacturer/altera/cyclone10_lp/src/betsy.v b/manufacturer/altera/cyclone10_lp/src/betsy.v
index 2116b34..ccefd3b 100644
--- a/manufacturer/altera/cyclone10_lp/src/betsy.v
+++ b/manufacturer/altera/cyclone10_lp/src/betsy.v
@@ -776,7 +776,7 @@ module betsy (
* PHY0 IEEE 802.3 ETHERNET for Interface to 1000BASE-T LAN
*
*/
- mac_rgmii mac_0(
+ mac_rgmii #(.PHY_NUM(0)) mac_0(
.rstn(sys_rstn),
.phy_resetn (phy_resetn[0]),
.rx_clk(phy0_rx_clk),
@@ -1205,9 +1205,7 @@ module betsy (
// MAC Interface
.fifo_re_i(tx_mac_fifo_re[0]),
.fifo_empty_o(tx_mle_fifo_empty),
- .fifo_d_o(tx_mle_fifo_d0),
- // Debug
- .gpio()
+ .fifo_d_o(tx_mle_fifo_d0)
);
@@ -1216,7 +1214,7 @@ module betsy (
* PHY1 IEEE 802.3 ETHERNET for Interface to 1000BASE-T LAN
*
*/
- mac_rgmii mac_1(
+ mac_rgmii #(.PHY_NUM(1)) mac_1(
.rstn(sys_rstn),
.phy_resetn (phy_resetn[1]),
.rx_clk(phy1_rx_clk),
@@ -1529,7 +1527,7 @@ module betsy (
* PHY2 IEEE 802.3 ETHERNET for Interface to 1000BASE-T LAN
*
*/
- mac_rgmii mac_2(
+ mac_rgmii #(.PHY_NUM(2)) mac_2(
.rstn(sys_rstn),
.phy_resetn (phy_resetn[2]),
.rx_clk(phy2_rx_clk),

Highly Recommended Verilog Books