summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
-rw-r--r--source/controller.v2
1 files changed, 0 insertions, 2 deletions
diff --git a/source/controller.v b/source/controller.v
index c695938..2b95d1e 100644
--- a/source/controller.v
+++ b/source/controller.v
@@ -74,7 +74,6 @@ module controller #(parameter ADDR_SZ = 7)
output [3:0] rx_pcs_rst,
output reg [1:0] mdio_mux_sel,
- output i2c_fifo_priority,
// TX custom packet
output reg tx_custom
@@ -130,7 +129,6 @@ module controller #(parameter ADDR_SZ = 7)
reg cont_start, cont_busy, cont_done;
- assign i2c_fifo_priority = 1'b1;
assign pcs_s = { pll_lol, pcs_rx_error };
assign link_s = port_up;

Highly Recommended Verilog Books