summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v
diff options
context:
space:
mode:
authormindchasers <privateisland@mindchasers.com>2020-11-16 17:10:41 -0500
committermindchasers <privateisland@mindchasers.com>2020-11-16 17:10:41 -0500
commit6e969b02b4f6266bb9af926bfba6698468c74c28 (patch)
treed14b41cd45508e52f04b1c8003dcecdbd76f46d9 /manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v
parent3fa59667468487b7931bafc30e8ec290db899ec8 (diff)
project: rename device to lattice to include specific manufacturers
Diffstat (limited to 'manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v')
-rw-r--r--manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v20
1 files changed, 0 insertions, 20 deletions
diff --git a/manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v b/manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v
deleted file mode 100644
index edeb81f..0000000
--- a/manufacturer/device/ecp5um/clarity/pcs/refclk0/refclk0.v
+++ /dev/null
@@ -1,20 +0,0 @@
-// Verilog netlist produced by program ASBGen: Ports rev. 2.30, Attr. rev. 2.65
-// Netlist written on Fri Mar 06 20:20:57 2020
-//
-// Verilog Description of module refclk0
-//
-
-`timescale 1ns/1ps
-module refclk0 (refclkp, refclkn, refclko);
- input refclkp;
- input refclkn;
- output refclko;
-
-
- EXTREFB EXTREF0_inst (.REFCLKP(refclkp), .REFCLKN(refclkn), .REFCLKO(refclko)) /* synthesis LOC=EXTREF0 */ ;
- defparam EXTREF0_inst.REFCK_PWDNB = "0b1";
- defparam EXTREF0_inst.REFCK_RTERM = "0b1";
- defparam EXTREF0_inst.REFCK_DCBIAS_EN = "0b0";
-
-endmodule
-

Highly Recommended Verilog Books