summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/wav
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2026-06-30 14:35:44 -0400
committerPrivate Island Networks Inc <opensource@privateisland.tech>2026-06-30 14:35:44 -0400
commit7bc9bb5fb008e8c5b0e580865a316baa06d10b22 (patch)
treeb79ca5122390ac013881c6c68875a646bdf2f09d /manufacturer/altera/cyclone10_lp/sim/wav
parent7d8b0ec0dd703db060c527537bd9da7798cf86e6 (diff)
sim: upddate mpf project file, tb, and sim scripts to support first pass pkt_genpkt_gen
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/wav')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/wav/wave_pkt_gen.do196
1 files changed, 196 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/wav/wave_pkt_gen.do b/manufacturer/altera/cyclone10_lp/sim/wav/wave_pkt_gen.do
new file mode 100644
index 0000000..fe83e32
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/sim/wav/wave_pkt_gen.do
@@ -0,0 +1,196 @@
+onerror {resume}
+quietly WaveActivateNextPane {} 0
+add wave -noupdate /tb/rstn
+add wave -noupdate /tb/clk_125
+add wave -noupdate /tb/clk_25
+add wave -noupdate /tb/clk_phy
+add wave -noupdate /tb/clk_phyx2
+add wave -noupdate /tb/pll_lock
+add wave -noupdate /tb/phy_up
+add wave -noupdate /tb/pclk
+add wave -noupdate -radix unsigned /tb/rx0_data_cnt
+add wave -noupdate /tb/rx0_idle_cnt
+add wave -noupdate /tb/rx0_last_byte
+add wave -noupdate -radix hexadecimal /tb/rx_clk_cnt
+add wave -noupdate /tb/phy0_rx_clk
+add wave -noupdate /tb/phy0_rx_ctl
+add wave -noupdate /tb/phy0_rx_d
+add wave -noupdate /tb/phy1_rx_clk
+add wave -noupdate /tb/phy1_rx_ctl
+add wave -noupdate /tb/phy1_rx_d
+add wave -noupdate /tb/phy2_rx_clk
+add wave -noupdate /tb/phy2_rx_ctl
+add wave -noupdate /tb/phy2_rx_d
+add wave -noupdate /tb/phy0_tx_clk
+add wave -noupdate /tb/phy0_tx_ctl
+add wave -noupdate /tb/phy0_tx_d
+add wave -noupdate /tb/phy1_tx_clk
+add wave -noupdate /tb/phy1_tx_ctl
+add wave -noupdate /tb/phy1_tx_d
+add wave -noupdate /tb/phy2_tx_clk
+add wave -noupdate /tb/phy2_tx_ctl
+add wave -noupdate /tb/phy2_tx_d
+add wave -noupdate -divider Top
+add wave -noupdate /tb/dut/rstn
+add wave -noupdate /tb/dut/sys_rstn
+add wave -noupdate /tb/dut/clk_i
+add wave -noupdate /tb/dut/pll_locked
+add wave -noupdate /tb/clk_25
+add wave -noupdate /tb/clk_125
+add wave -noupdate /tb/dut/phy0_clk
+add wave -noupdate /tb/dut/phy1_clk
+add wave -noupdate /tb/dut/cont_clk
+add wave -noupdate /tb/dut/sys_rstn
+add wave -noupdate /tb/dut/phy_resetn
+add wave -noupdate /tb/dut/phy0_rstn
+add wave -noupdate /tb/dut/phy1_rstn
+add wave -noupdate /tb/clk_phy
+add wave -noupdate /tb/clk_phyx2
+add wave -noupdate {/tb/dut/phy_up[0]}
+add wave -noupdate /tb/phy0_rx_clk
+add wave -noupdate /tb/dut/rgmi_rx_0/datain
+add wave -noupdate /tb/dut/rgmi_rx_0/inclock
+add wave -noupdate /tb/dut/rgmi_rx_0/dataout_h
+add wave -noupdate /tb/dut/rgmi_rx_0/dataout_l
+add wave -noupdate /tb/dut/rx0_ctl_m1
+add wave -noupdate /tb/dut/rx0_d_m1
+add wave -noupdate /tb/dut/rx0_ctl_m2
+add wave -noupdate /tb/dut/rx0_d_m2
+add wave -noupdate /tb/dut/tx0_ctl
+add wave -noupdate /tb/dut/tx0_d
+add wave -noupdate /tb/dut/tx1_ctl
+add wave -noupdate /tb/dut/tx1_d
+add wave -noupdate -divider {SWITCH 0}
+add wave -noupdate /tb/dut/switch_0/clk
+add wave -noupdate /tb/dut/switch_0/phy_up
+add wave -noupdate /tb/dut/switch_0/rx_d_01
+add wave -noupdate /tb/dut/switch_0/rx_d_0u
+add wave -noupdate /tb/dut/switch_0/rx0_byte_cnt
+add wave -noupdate /tb/dut/switch_0/rx_fifo_empty_0u
+add wave -noupdate /tb/dut/switch_0/rx_fifo_empty_01
+add wave -noupdate /tb/dut/switch_0/rx_fifo_empty_u0
+add wave -noupdate /tb/dut/switch_0/rx_fifo_re_01
+add wave -noupdate /tb/dut/switch_0/rx_fifo_re_0u
+add wave -noupdate {/tb/dut/switch_0/tx_f[0]}
+add wave -noupdate {/tb/dut/switch_0/tx_fifo_empty[0]}
+add wave -noupdate {/tb/dut/switch_0/tx_f[1]}
+add wave -noupdate {/tb/dut/switch_0/tx_fifo_empty[1]}
+add wave -noupdate /tb/dut/switch_0/tx_mode0
+add wave -noupdate /tb/dut/switch_0/tx0_byte_cnt
+add wave -noupdate /tb/dut/switch_0/tx0_src_sel
+add wave -noupdate -divider {Half FIFO}
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_addr
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_din
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_dout
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_oe
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_ptrs_sel
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_rx_dout
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_rx_sel
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_tx_dout
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_tx_sel
+add wave -noupdate /tb/dut/micro_fifo_0/dpram_we
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_clk
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_d_out
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_re
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_we
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_we_m1
+add wave -noupdate /tb/dut/micro_fifo_0/reset_ptrs
+add wave -noupdate /tb/dut/micro_fifo_0/rx_wr_ptr
+add wave -noupdate /tb/dut/micro_fifo_0/rx_wr_ptr_latched
+add wave -noupdate /tb/dut/micro_fifo_0/fifo_d_in
+add wave -noupdate /tb/dut/micro_fifo_0/tx_rd_ptr
+add wave -noupdate /tb/dut/micro_fifo_0/tx_wr_ptr
+add wave -noupdate /tb/dut/micro_fifo_0/tx_wr_ptr_latched
+add wave -noupdate /tb/dut/micro_fifo_0/uc_clk
+add wave -noupdate -divider Controller
+add wave -noupdate /tb/dut/controller_0/clk
+add wave -noupdate /tb/dut/controller_0/rx_fifo_int
+add wave -noupdate /tb/dut/controller_0/rx_fifo_int_m1
+add wave -noupdate /tb/dut/controller_0/rx_fifo_int_m2
+add wave -noupdate /tb/dut/controller_0/rx_fifo_int_acked
+add wave -noupdate /tb/dut/controller_0/tx_fifo_empty
+add wave -noupdate /tb/dut/controller_0/mac_sel
+add wave -noupdate /tb/dut/controller_0/mac_addr
+add wave -noupdate /tb/dut/controller_0/pkt_filter_addr
+add wave -noupdate /tb/dut/controller_0/pkt_filter_sel
+add wave -noupdate /tb/dut/controller_0/hf_ptrs_sel
+add wave -noupdate /tb/dut/controller_0/hf_rx_sel
+add wave -noupdate /tb/dut/controller_0/hf_tx_sel
+add wave -noupdate -color Yellow /tb/dut/controller_0/rx_msg_captured
+add wave -noupdate /tb/dut/controller_0/rx_msg_cnt
+add wave -noupdate /tb/dut/controller_0/rx_rd_active
+add wave -noupdate /tb/dut/controller_0/rx_wr_ptr
+add wave -noupdate /tb/dut/controller_0/rx_rd_ptr
+add wave -noupdate /tb/dut/controller_0/mem_tgt_ready
+add wave -noupdate /tb/dut/controller_0/mem_tgt_ready_m1
+add wave -noupdate /tb/dut/controller_0/mem_tgt_ready_m2
+add wave -noupdate -color gold /tb/dut/controller_0/cont_state
+add wave -noupdate /tb/dut/controller_0/cont_msg
+add wave -noupdate /tb/dut/controller_0/msg_type
+add wave -noupdate /tb/dut/controller_0/msg_token
+add wave -noupdate /tb/dut/controller_0/msg_addr
+add wave -noupdate /tb/dut/controller_0/msg_addr_valid
+add wave -noupdate /tb/dut/controller_0/msg_addr_ro
+add wave -noupdate /tb/dut/controller_0/msg_data
+add wave -noupdate /tb/dut/controller_0/msg_error
+add wave -noupdate /tb/dut/controller_0/msg_response
+add wave -noupdate /tb/dut/controller_0/clk
+add wave -noupdate /tb/dut/controller_0/mem_cmd
+add wave -noupdate /tb/dut/controller_0/mem_oe
+add wave -noupdate -color Gold /tb/dut/controller_0/mem_state
+add wave -noupdate /tb/dut/controller_0/mem_we
+add wave -noupdate /tb/dut/controller_0/mem_addr
+add wave -noupdate /tb/dut/controller_0/mem_d_o
+add wave -noupdate /tb/dut/controller_0/mem_d_i
+add wave -noupdate /tb/dut/controller_0/rx_cnt
+add wave -noupdate /tb/dut/controller_0/tx_cnt
+add wave -noupdate /tb/dut/controller_0/tx_wr_active
+add wave -noupdate /tb/dut/controller_0/tx_wr_ptr
+add wave -noupdate -divider {Top Data Mux}
+add wave -noupdate /tb/dut/controller_0/hf_tx_sel
+add wave -noupdate /tb/dut/controller_0/hf_rx_sel
+add wave -noupdate /tb/dut/controller_0/hf_ptrs_sel
+add wave -noupdate /tb/dut/controller_0/pkt_gen_sel
+add wave -noupdate /tb/dut/controller_0/mle_sel
+add wave -noupdate /tb/dut/controller_0/mac_sel
+add wave -noupdate /tb/dut/controller_0/mac_addr
+add wave -noupdate /tb/dut/controller_0/mem_d_i
+add wave -noupdate -divider {PKT GEN}
+add wave -noupdate /tb/dut/pkt_gen_0/rstn
+add wave -noupdate /tb/dut/pkt_gen_0/pclk
+add wave -noupdate /tb/dut/pkt_gen_0/cont_addr
+add wave -noupdate /tb/dut/pkt_gen_0/cont_clk
+add wave -noupdate /tb/dut/pkt_gen_0/cont_d_i
+add wave -noupdate /tb/dut/pkt_gen_0/cont_d_o
+add wave -noupdate /tb/dut/pkt_gen_0/cont_sel
+add wave -noupdate /tb/dut/pkt_gen_0/cont_we
+add wave -noupdate /tb/dut/pkt_gen_0/cont_tgt_ready
+add wave -noupdate /tb/dut/pkt_gen_0/pkt_gen_en
+add wave -noupdate /tb/dut/pkt_gen_0/fifo_d_o
+add wave -noupdate /tb/dut/pkt_gen_0/byte_cnt
+add wave -noupdate /tb/dut/pkt_gen_0/fifo_empty_o
+add wave -noupdate /tb/dut/pkt_gen_0/fifo_re
+add wave -noupdate -divider {MAC 0}
+add wave -noupdate /tb/dut/mac_0/tx_state
+add wave -noupdate /tb/dut/mac_0/tx_sop
+add wave -noupdate /tb/dut/mac_0/tx_eop
+add wave -noupdate /tb/dut/mac_0/tx_ctl
+add wave -noupdate /tb/dut/mac_0/tx_d
+TreeUpdate [SetDefaultTree]
+WaveRestoreCursors {{Cursor 1} {6579034 ps} 0}
+quietly wave cursor active 1
+configure wave -namecolwidth 257
+configure wave -valuecolwidth 100
+configure wave -justifyvalue left
+configure wave -signalnamewidth 0
+configure wave -snapdistance 10
+configure wave -datasetprefix 0
+configure wave -rowmargin 4
+configure wave -childrowmargin 2
+configure wave -gridoffset 0
+configure wave -gridperiod 1
+configure wave -griddelta 40
+configure wave -timeline 0
+configure wave -timelineunits ps
+update
+WaveRestoreZoom {6253959 ps} {6727162 ps}

Highly Recommended Verilog Books