summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2026-06-29 12:30:14 -0400
committerPrivate Island Networks Inc <opensource@privateisland.tech>2026-06-29 12:30:14 -0400
commit2d95906292d0cc91f3ec8aa20298c646b934a7ab (patch)
treeda184329cca3f6e9dd705f1819d6b02601ad465d /manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
parent6e0b5af5c789ca6fc3fa6d28300e30d9b3803e76 (diff)
sim: update sim related files for website article https://privateisland.tech/dev/pi-sim-betsyHEADmaster
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat')
-rw-r--r--manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat42
1 files changed, 21 insertions, 21 deletions
diff --git a/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat b/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
index ca1df41..e65674a 100644
--- a/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
+++ b/manufacturer/altera/cyclone10_lp/sim/data/etoe1.dat
@@ -5,12 +5,12 @@
55
55
D5
-02 // Dest MAC Address
-00
+01 // Dest MAC Address
02
03
04
05
+06
C8 // Source MAC Address
F7
50
@@ -41,19 +41,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
+70 // UDP Dest Port
00
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-01
-01
-01
-01
-05
-06
-07
+02
+02
+02
+02
+02
+02
+02
08
09
0A
@@ -69,7 +69,7 @@ E6
E3 //
95
184
-ff // Idle Clocks * 16
+30 // Idle Clocks * 16
55 // Preamble
55
55
@@ -113,19 +113,19 @@ A8
65
30 // UDP Source Port
00
-90 // UDP Dest Port
-20
+70 // UDP Dest Port
+00
00 // UDP Length
-0f
+12
AC // UDP Checksum
E6
-01
02
-03
-04
-05
-06
-07
+02
+02
+02
+02
+02
+02
08
09
0A

Highly Recommended Verilog Books