summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
committerPrivate Island Networks Inc <opensource@privateisland.tech>2025-12-21 20:51:04 -0500
commit7b1b5e7eb712d41888398934834cae730e0aa5a0 (patch)
tree8b8aba85e19a079fbbd4962c57ff89ca701c6e4d /manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf
parentf4bdc9f4365d3a3ce3f906e68cd018cb57561e56 (diff)
betsy: preliminary beta snapshot
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf')
-rw-r--r--manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf114
1 files changed, 114 insertions, 0 deletions
diff --git a/manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf b/manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf
new file mode 100644
index 0000000..9eba5e3
--- /dev/null
+++ b/manufacturer/altera/cyclone10_lp/ip/ddrio/ddrio.bsf
@@ -0,0 +1,114 @@
+/*
+WARNING: Do NOT edit the input and output ports in this file in a text
+editor if you plan to continue editing the block that represents it in
+the Block Editor! File corruption is VERY likely to occur.
+*/
+/*
+Copyright (C) 2025 Altera Corporation. All rights reserved.
+Your use of Altera Corporation's design tools, logic functions
+and other software and tools, and any partner logic
+functions, and any output files from any of the foregoing
+(including device programming or simulation files), and any
+associated documentation or information are expressly subject
+to the terms and conditions of the Altera Program License
+Subscription Agreement, the Altera Quartus Prime License Agreement,
+the Altera IP License Agreement, or other applicable license
+agreement, including, without limitation, that your use is for
+the sole purpose of programming logic devices manufactured by
+Altera and sold by Altera or its authorized distributors. Please
+refer to the Altera Software License Subscription Agreements
+on the Quartus Prime software download page.
+*/
+(header "symbol" (version "1.2"))
+(symbol
+ (rect 0 0 224 192)
+ (text "ddrio" (rect 98 -2 136 16)(font "Dialog" (font_size 10)))
+ (text "inst" (rect 8 177 24 188)(font "Arial" ))
+ (port
+ (pt 0 48)
+ (input)
+ (text "datain_h[7..0]" (rect 0 0 82 15)(font "Dialog" (font_size 8)))
+ (text "datain_h[7..0]" (rect 4 33 73 47)(font "Dialog" (font_size 8)))
+ (line (pt 0 48)(pt 80 48)(line_width 3))
+ )
+ (port
+ (pt 0 64)
+ (input)
+ (text "datain_l[7..0]" (rect 0 0 79 15)(font "Dialog" (font_size 8)))
+ (text "datain_l[7..0]" (rect 4 49 69 63)(font "Dialog" (font_size 8)))
+ (line (pt 0 64)(pt 80 64)(line_width 3))
+ )
+ (port
+ (pt 0 80)
+ (input)
+ (text "oe" (rect 0 0 15 15)(font "Dialog" (font_size 8)))
+ (text "oe" (rect 4 65 16 79)(font "Dialog" (font_size 8)))
+ (line (pt 0 80)(pt 80 80))
+ )
+ (port
+ (pt 0 96)
+ (input)
+ (text "inclock" (rect 0 0 42 15)(font "Dialog" (font_size 8)))
+ (text "inclock" (rect 4 81 39 95)(font "Dialog" (font_size 8)))
+ (line (pt 0 96)(pt 80 96))
+ )
+ (port
+ (pt 0 112)
+ (input)
+ (text "inclocken" (rect 0 0 57 15)(font "Dialog" (font_size 8)))
+ (text "inclocken" (rect 4 97 51 111)(font "Dialog" (font_size 8)))
+ (line (pt 0 112)(pt 80 112))
+ )
+ (port
+ (pt 0 128)
+ (input)
+ (text "outclock" (rect 0 0 51 15)(font "Dialog" (font_size 8)))
+ (text "outclock" (rect 4 113 47 127)(font "Dialog" (font_size 8)))
+ (line (pt 0 128)(pt 80 128))
+ )
+ (port
+ (pt 0 144)
+ (input)
+ (text "outclocken" (rect 0 0 67 15)(font "Dialog" (font_size 8)))
+ (text "outclocken" (rect 4 129 59 143)(font "Dialog" (font_size 8)))
+ (line (pt 0 144)(pt 80 144))
+ )
+ (port
+ (pt 0 160)
+ (input)
+ (text "aclr" (rect 0 0 22 15)(font "Dialog" (font_size 8)))
+ (text "aclr" (rect 4 145 23 159)(font "Dialog" (font_size 8)))
+ (line (pt 0 160)(pt 80 160))
+ )
+ (port
+ (pt 224 48)
+ (output)
+ (text "dataout_h[7..0]" (rect 0 0 92 15)(font "Dialog" (font_size 8)))
+ (text "dataout_h[7..0]" (rect 158 33 235 47)(font "Dialog" (font_size 8)))
+ (line (pt 224 48)(pt 144 48)(line_width 3))
+ )
+ (port
+ (pt 224 64)
+ (output)
+ (text "dataout_l[7..0]" (rect 0 0 87 15)(font "Dialog" (font_size 8)))
+ (text "dataout_l[7..0]" (rect 162 49 235 63)(font "Dialog" (font_size 8)))
+ (line (pt 224 64)(pt 144 64)(line_width 3))
+ )
+ (port
+ (pt 224 80)
+ (output)
+ (text "padio[7..0]" (rect 0 0 64 15)(font "Dialog" (font_size 8)))
+ (text "padio[7..0]" (rect 177 65 231 79)(font "Dialog" (font_size 8)))
+ (line (pt 224 80)(pt 144 80)(line_width 3))
+ )
+ (drawing
+ (line (pt 80 32)(pt 144 32))
+ (line (pt 144 32)(pt 144 176))
+ (line (pt 80 176)(pt 144 176))
+ (line (pt 80 32)(pt 80 176))
+ (line (pt 0 0)(pt 224 0))
+ (line (pt 224 0)(pt 224 192))
+ (line (pt 0 192)(pt 224 192))
+ (line (pt 0 0)(pt 0 192))
+ )
+)

Highly Recommended Verilog Books