summaryrefslogtreecommitdiffhomepage
path: root/ml_module_agilex3.kicad_sch
AgeCommit message (Collapse)Author
9 dayspower: connect all power pins as a first pass, update power symbols, update ↵Private Island Networks
symbols as needed, update pcb with changes
11 daysupdate Agliex footprint and symbol, all schematic pages, move bank 3A to ↵Private Island Networks Inc.
lpddr, create initial FPGA trace, import power circuit
2026-05-19project: create starting sheets for project and populate FPGA banksPrivate Island Networks Inc.
2026-05-17add Agilex 3 PCB Footprint to symbol folder and place in PCBPrivate Island Networks Inc.
2026-05-10add LTM4668A Quad Regulator and MT25Q Config ROMPrivate Island Networks Inc.
2026-05-06initial commit of design template + starting local librariesPrivate Island Networks Inc.

Highly Recommended Verilog Books