summaryrefslogtreecommitdiffhomepage
path: root/ml_module_agilex3.kicad_pro
diff options
context:
space:
mode:
Diffstat (limited to 'ml_module_agilex3.kicad_pro')
-rw-r--r--ml_module_agilex3.kicad_pro14
1 files changed, 7 insertions, 7 deletions
diff --git a/ml_module_agilex3.kicad_pro b/ml_module_agilex3.kicad_pro
index c810344..3f1555c 100644
--- a/ml_module_agilex3.kicad_pro
+++ b/ml_module_agilex3.kicad_pro
@@ -60,10 +60,10 @@
"hatch_smoothing_level": 0,
"hatch_smoothing_value": 0.1,
"hatch_thickness": 1.0,
- "min_clearance": 0.5,
- "min_island_area": 9.9999993548,
- "min_thickness": 0.25,
- "pad_connection": 1,
+ "min_clearance": 0.25,
+ "min_island_area": 10.0,
+ "min_thickness": 0.125,
+ "pad_connection": 2,
"remove_islands": 0,
"thermal_relief_gap": 0.5,
"thermal_relief_spoke_width": 0.5
@@ -146,7 +146,7 @@
},
"rules": {
"max_error": 0.005,
- "min_clearance": 0.0,
+ "min_clearance": 0.1,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.5,
"min_groove_width": 0.0,
@@ -159,7 +159,7 @@
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.15,
- "min_track_width": 0.0,
+ "min_track_width": 0.1,
"min_via_annular_width": 0.125,
"min_via_diameter": 0.5,
"solder_mask_to_copper_clearance": 0.03,
@@ -750,7 +750,7 @@
"uuid": "47d203e8-6013-4021-be29-15e7a1672177"
}
],
- "used_designators": "",
+ "used_designators": "R1,R14-15,#PWR6-7,#PWR13,#PWR21-22,#PWR27-42",
"variants": []
},
"sheets": [

Highly Recommended Verilog Books