summaryrefslogtreecommitdiffhomepage
path: root/FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-05-06 12:26:28 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-05-06 12:26:28 -0400
commitae8fa4bbcd41ade82e73b087e9a34389ed992c86 (patch)
tree4850e989b295347fcf02a25ed7393d624e9beefa /FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod
initial commit of design template + starting local librariesHEADmaster
Diffstat (limited to 'FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod')
-rwxr-xr-xFOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod78
1 files changed, 78 insertions, 0 deletions
diff --git a/FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod b/FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod
new file mode 100755
index 0000000..105296f
--- /dev/null
+++ b/FOOTPRINTS.pretty/MH_PLT_M3_WG.kicad_mod
@@ -0,0 +1,78 @@
+(footprint "MH_PLT_M3_WG"
+ (version 20241229)
+ (generator "pcbnew")
+ (generator_version "9.0")
+ (layer "F.Cu")
+ (descr "Mounting Hole Plated M3 with GND attach (3.2mm hole, 6.3mm pad)")
+ (property "Reference" "REF**"
+ (at 0 -3.85 0)
+ (layer "F.SilkS")
+ (uuid "7b042be0-3d50-4b68-a226-e4012c35801c")
+ (effects
+ (font
+ (size 1 1)
+ (thickness 0.15)
+ )
+ )
+ )
+ (property "Value" "MH_PLT_M3_WG"
+ (at 0 3.85 0)
+ (layer "F.Fab")
+ (uuid "e04b7e8c-cea6-4b79-b204-12fc55162e1a")
+ (effects
+ (font
+ (size 1 1)
+ (thickness 0.15)
+ )
+ )
+ )
+ (property "Datasheet" ""
+ (at 0 0 0)
+ (layer "F.Fab")
+ (hide yes)
+ (uuid "1285f277-8648-4637-9e43-57d5e104480a")
+ (effects
+ (font
+ (size 1 1)
+ (thickness 0.15)
+ )
+ )
+ )
+ (property "Description" ""
+ (at 0 0 0)
+ (layer "F.Fab")
+ (hide yes)
+ (uuid "39fb5e3e-6b28-4cfd-aaff-07b03ee22945")
+ (effects
+ (font
+ (size 1 1)
+ (thickness 0.15)
+ )
+ )
+ )
+ (pad "1" thru_hole circle
+ (at 0 0)
+ (size 6.3 6.3)
+ (drill 3.2)
+ (layers "*.Cu" "*.Mask")
+ (remove_unused_layers no)
+ (thermal_bridge_angle 90)
+ (uuid "f89a510d-4921-487d-b3f5-27590881914f")
+ (padstack
+ (mode front_inner_back)
+ (layer "Inner"
+ (shape circle)
+ (size 6.3 6.3)
+ (thermal_bridge_angle 90)
+ (zone_connect -1)
+ )
+ (layer "B.Cu"
+ (shape circle)
+ (size 0 0)
+ (thermal_bridge_angle 90)
+ (zone_connect -1)
+ )
+ )
+ )
+ (embedded_fonts no)
+)

Highly Recommended Verilog Books