aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/lin
ModeNameSize
-rw-r--r--modelsim.ini99434logplain
-rw-r--r--sim.do1801logplain
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-05-24 15:47:43 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis