summaryrefslogtreecommitdiffhomepage
path: root/SYMBOLS.kicad_sym
AgeCommit message (Expand)Author
2026-06-23start cleaning up split power plane, remove mounting holes from RJ45 symbolPrivate Island Networks Inc.
2026-06-22add globals for FLASH nets, so they connect between sheetsPrivate Island Networks Inc.
2026-06-21initial commit after restarting project using schematic imports and manual sy...mainPrivate Island Networks Inc.
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-23 22:20:18 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis