summaryrefslogtreecommitdiffhomepage
path: root/manufacturer
AgeCommit message (Expand)Author
2026-07-06project: add gpio revision to support daughter board I/O renaminggpioPrivate Island Networks Inc.
2026-07-06src: modify gpio i/o size, replace hard addresses with params, misc fix upsPrivate Island Networks Inc.
2026-07-01gpio: first pass changes to support new GPIO daughter boardJacob Corder
2026-02-03mle: patch files to support FSM3, MLE header, and bug fixesPrivate Island Networks Inc
2025-12-21betsy: preliminary beta snapshotPrivate Island Networks Inc
2025-07-03manu: prune and rename to make currentdarsenaPrivate Island Networks
2021-06-30top/controller: re i2c_fifo_priority because it is no longer usedmindchasers
2021-03-02top: remap shield I/O to use GPIO rather than specific names, default is now ...mindchasers
2021-03-02ecp5um: include this Lattice file for easy referencemindchasers
2021-03-02update project filemindchasers
2021-03-02lpf: use GPIO for directly instead of specific shield I/O names and general ...mindchasers
2021-03-02pin_mux: document GPIO mapping for supported shieldsmindchasers
2021-03-02add Cyclone 10 LP folder to projectmindchasers
2020-11-26project: remove DARSENA_V01 support and minor cleanupmindchasers
2020-11-20manufacturer: estblish trion and cyclone 10 gx foldersmindchasers
2020-11-20top: move darsena top under ecp5um foldermindchasers
2020-11-19lattice: clean up project files to match latest topmindchasers
2020-11-16project: rename device to lattice to include specific manufacturersmindchasers
2020-11-15ecp5um project: restructure so we can add more devicesmindchasers
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-08-25 02:08:52 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis