summaryrefslogtreecommitdiffhomepage
path: root/manufacturer/altera/cyclone10_lp/betsy.qpf
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-07-06 14:00:38 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-07-06 14:00:38 -0400
commit510f3c7286c3c325f6ba6a61e43e3141f6e0df25 (patch)
treebb44a7927d199b20171a01bb2fcc0bd6afaf9da8 /manufacturer/altera/cyclone10_lp/betsy.qpf
parent3f27dd29f10ade4ec76cdda0459fdf0464b19a7e (diff)
project: add gpio revision to support daughter board I/O renaminggpio
Diffstat (limited to 'manufacturer/altera/cyclone10_lp/betsy.qpf')
-rw-r--r--manufacturer/altera/cyclone10_lp/betsy.qpf25
1 files changed, 13 insertions, 12 deletions
diff --git a/manufacturer/altera/cyclone10_lp/betsy.qpf b/manufacturer/altera/cyclone10_lp/betsy.qpf
index c6aaaba..9d77a60 100644
--- a/manufacturer/altera/cyclone10_lp/betsy.qpf
+++ b/manufacturer/altera/cyclone10_lp/betsy.qpf
@@ -1,31 +1,32 @@
# -------------------------------------------------------------------------- #
#
-# Copyright (C) 2023 Intel Corporation. All rights reserved.
-# Your use of Intel Corporation's design tools, logic functions
+# Copyright (C) 2025 Altera Corporation. All rights reserved.
+# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
-# to the terms and conditions of the Intel Program License
-# Subscription Agreement, the Intel Quartus Prime License Agreement,
-# the Intel FPGA IP License Agreement, or other applicable license
+# to the terms and conditions of the Altera Program License
+# Subscription Agreement, the Altera Quartus Prime License Agreement,
+# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
-# Intel and sold by Intel or its authorized distributors. Please
-# refer to the applicable agreement for further details, at
-# https://fpgasoftware.intel.com/eula.
+# Altera and sold by Altera or its authorized distributors. Please
+# refer to the Altera Software License Subscription Agreements
+# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
-# Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition
-# Date created = 13:02:56 May 09, 2024
+# Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition
+# Date created = 13:39:14 July 06, 2026
#
# -------------------------------------------------------------------------- #
-QUARTUS_VERSION = "23.1"
-DATE = "13:02:56 May 09, 2024"
+QUARTUS_VERSION = "25.1"
+DATE = "13:39:14 July 06, 2026"
# Revisions
+PROJECT_REVISION = "betsy_gpio"
PROJECT_REVISION = "betsy"

Highly Recommended Verilog Books