summaryrefslogtreecommitdiffhomepage
path: root/.gitignore
blob: aa60a65a315284666d4600b65cbf5aa458966392 (plain) 
1
2
3
4
5
6
7
8
9

__pycache__
.project
.pydevproject
*.orig
*.pyc
*.bak
logs
.DS*
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-03-05 04:20:05 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis