summaryrefslogtreecommitdiffhomepage
path: root/README.txt
blob: 2d219b0f0f3e9c0cdd865619580202be06ea3108 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

The Betsy design in this folder is Copyright (C) 2026 Private Island Networks Inc.  All rights are reserved.  

This folder and Git repo contain an import of the Betsy v0.1 maker board prototype.

The design was captured and manufactured using Altium.   

This import is provided for informational purposes only.  

The intention is to clean up this import and create a jobset for the purpose of manufacturing additional boards.

A second version of the Betsy board is underway.  The intention is for this to be open source and captured in KiCad.  

At this point, there is no open source license attached to this design, and open source HW liceneses are being actively researched.  

If you would like to propose that we utilize a particular license or have any feedback about this imported design, please email us at opensource@privateisland.tech






Highly Recommended Verilog Books