betsy - Betsy Maker Board KiCad Project

summary refs log tree commit diff homepage

path: root/system_power.kicad_sch

Age	Commit message (Expand)	Author
12 days	labels: Start using global labels and combining pages	Private Island Networks Inc.
12 days	initial commit after restarting project using schematic imports and manual sy...main	Private Island Networks Inc.

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis