betsy - Betsy Maker Board,Open Source KiCad Project

summary refs log tree commit diff homepage

path: root/FOOTPRINTS.pretty/SOT95P270X145-6N.kicad_mod

Age	Commit message (Expand)	Author
5 hours	project cleanup for schematic to resolve all ERC errors and warnings, add sym...v02	Private Island Networks Inc.

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis