summaryrefslogtreecommitdiffhomepage
path: root/Betsy.kicad_pcb
AgeCommit message (Collapse)Author
2026-06-22add globals for FLASH nets, so they connect between sheetsPrivate Island Networks Inc.
2026-06-22finish manual anotation of reference designators to align with Altium BetsyPrivate Island Networks Inc.
2026-06-21labels: Start using global labels and combining pagesPrivate Island Networks Inc.
2026-06-21initial commit after restarting project using schematic imports and manual ↵mainPrivate Island Networks Inc.
symbol cleanup
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-24 03:32:58 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis