summaryrefslogtreecommitdiffhomepage
path: root/Betsy.kicad_sch
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-22 14:14:04 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-22 14:14:04 -0400
commit507be0fb488cba352573aeaef0a657a6c47584a3 (patch)
tree453ed81d7605e62de767eace097903c448edfc15 /Betsy.kicad_sch
parent2ea71680f5aa1c7eb744c81aa161a9a95f2e826e (diff)
add globals for FLASH nets, so they connect between sheets
Diffstat (limited to 'Betsy.kicad_sch')
-rwxr-xr-xBetsy.kicad_sch174
1 files changed, 163 insertions, 11 deletions
diff --git a/Betsy.kicad_sch b/Betsy.kicad_sch
index 490942d..1910b85 100755
--- a/Betsy.kicad_sch
+++ b/Betsy.kicad_sch
@@ -7032,6 +7032,12 @@
(uuid "8b4396a9-c6c8-4a8d-a9d1-bb7b34eb7ee5")
)
(junction
+ (at 314.96 325.12)
+ (diameter 0)
+ (color 0 0 0 0)
+ (uuid "9064a38a-85dc-4537-a03d-336171f113e8")
+ )
+ (junction
(at 204.47 279.4)
(diameter 0)
(color 0 0 0 0)
@@ -7086,6 +7092,12 @@
(uuid "c24f9096-312d-4856-aa60-1cd5fd950042")
)
(junction
+ (at 299.72 322.58)
+ (diameter 0)
+ (color 0 0 0 0)
+ (uuid "df6e5416-b091-4e64-9d01-1db44df7e5d5")
+ )
+ (junction
(at 198.12 251.46)
(diameter 0)
(color 0 0 0 0)
@@ -7997,6 +8009,16 @@
)
(uuid "ce6f1902-0bc1-4b4b-996b-7130e0450a61")
)
+ (wire
+ (pts
+ (xy 299.72 322.58) (xy 322.58 322.58)
+ )
+ (stroke
+ (width 0)
+ (type default)
+ )
+ (uuid "d2539ad1-af60-4ed4-a1ed-29fc098cf111")
+ )
(polyline
(pts
(xy 361.95 407.67) (xy 361.95 415.29)
@@ -8030,6 +8052,16 @@
)
(wire
(pts
+ (xy 314.96 325.12) (xy 322.58 325.12)
+ )
+ (stroke
+ (width 0)
+ (type default)
+ )
+ (uuid "d8f5a0e0-fd81-4fd1-a6aa-045b5aa4adf9")
+ )
+ (wire
+ (pts
(xy 220.98 220.98) (xy 203.2 220.98)
)
(stroke
@@ -8474,16 +8506,6 @@
)
(uuid "69bbef1f-2e23-4831-8522-83fbfc9e3a67")
)
- (label "FLASH_D7"
- (at 274.32 335.28 0)
- (effects
- (font
- (size 1.27 1.27)
- )
- (justify left bottom)
- )
- (uuid "6f2a7210-c961-4212-934f-68bbc0f9f384")
- )
(label "FPGA_TMS"
(at 205.74 226.06 0)
(effects
@@ -8584,6 +8606,16 @@
)
(uuid "b4ef2e17-fefa-4b08-ae5a-de5ac7922379")
)
+ (label "FLASH_D7"
+ (at 274.32 335.28 0)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left bottom)
+ )
+ (uuid "bcdd11d3-b6a2-4792-bb8c-d433aae22001")
+ )
(label "FPGA_TCK"
(at 205.74 223.52 0)
(effects
@@ -8644,6 +8676,30 @@
)
(uuid "fe05800c-8b5c-466f-a1b5-b4b91a1c66bb")
)
+ (global_label "FLASH_D7"
+ (shape bidirectional)
+ (at 292.1 335.28 0)
+ (fields_autoplaced yes)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ (uuid "18cfc914-cd08-4d01-a43d-20b3ad2a312a")
+ (property "Intersheetrefs" "${INTERSHEET_REFS}"
+ (at 304.2776 335.28 0)
+ (hide yes)
+ (show_name no)
+ (do_not_autoplace no)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ )
+ )
(global_label "FPGA_RST#"
(shape input)
(at 200.66 210.82 180)
@@ -8668,6 +8724,102 @@
)
)
)
+ (global_label "FLASH_D3"
+ (shape bidirectional)
+ (at 322.58 325.12 0)
+ (fields_autoplaced yes)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ (uuid "66b784c4-d465-4f5c-aef8-0aa657f4b37b")
+ (property "Intersheetrefs" "${INTERSHEET_REFS}"
+ (at 334.7576 325.12 0)
+ (hide yes)
+ (show_name no)
+ (do_not_autoplace no)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ )
+ )
+ (global_label "FLASH_D5"
+ (shape bidirectional)
+ (at 292.1 330.2 0)
+ (fields_autoplaced yes)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ (uuid "7086a588-3e8c-4deb-b3bb-420fd0793e78")
+ (property "Intersheetrefs" "${INTERSHEET_REFS}"
+ (at 304.2776 330.2 0)
+ (hide yes)
+ (show_name no)
+ (do_not_autoplace no)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ )
+ )
+ (global_label "FLASH_D6"
+ (shape bidirectional)
+ (at 292.1 332.74 0)
+ (fields_autoplaced yes)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ (uuid "99308d8b-aab5-4b5a-85ba-b4c87817d206")
+ (property "Intersheetrefs" "${INTERSHEET_REFS}"
+ (at 304.2776 332.74 0)
+ (hide yes)
+ (show_name no)
+ (do_not_autoplace no)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ )
+ )
+ (global_label "FLASH_D2"
+ (shape bidirectional)
+ (at 322.58 322.58 0)
+ (fields_autoplaced yes)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ (uuid "f8847c6f-3472-4b16-a0bc-3b69c4ae8449")
+ (property "Intersheetrefs" "${INTERSHEET_REFS}"
+ (at 335.8689 322.58 0)
+ (hide yes)
+ (show_name no)
+ (do_not_autoplace no)
+ (effects
+ (font
+ (size 1.27 1.27)
+ )
+ (justify left)
+ )
+ )
+ )
(symbol
(lib_id "Betsy-altium-import:V2_5_BAR")
(at 134.62 175.26 180)
@@ -9514,7 +9666,7 @@
(dnp no)
(uuid "5c34cd16-9d11-428b-8adc-a2ef48fa0a64")
(property "Reference" "U2"
- (at 298.016 304.8 0)
+ (at 228.6 304.8 0)
(show_name no)
(do_not_autoplace no)
(effects

Highly Recommended Verilog Books