summaryrefslogtreecommitdiffhomepage
path: root/Betsy.kicad_pro
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-23 09:55:23 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-06-23 09:55:23 -0400
commit5dcddf242b55b50e1e934eb2ce34f6e10b203101 (patch)
tree621f0b48d0a6429ea384861bd6e9c9d930d54820 /Betsy.kicad_pro
parent507be0fb488cba352573aeaef0a657a6c47584a3 (diff)
start cleaning up split power plane, remove mounting holes from RJ45 symbol
Diffstat (limited to 'Betsy.kicad_pro')
-rw-r--r--Betsy.kicad_pro26
1 files changed, 13 insertions, 13 deletions
diff --git a/Betsy.kicad_pro b/Betsy.kicad_pro
index 56cd458..589c2a3 100644
--- a/Betsy.kicad_pro
+++ b/Betsy.kicad_pro
@@ -60,13 +60,13 @@
"hatch_smoothing_level": 0,
"hatch_smoothing_value": 0.1,
"hatch_thickness": 1.0,
- "min_clearance": 0.5,
+ "min_clearance": 0.1,
"min_island_area": 10.0,
- "min_thickness": 0.25,
- "pad_connection": 1,
- "remove_islands": 0,
- "thermal_relief_gap": 0.5,
- "thermal_relief_spoke_width": 0.5
+ "min_thickness": 0.1,
+ "pad_connection": 2,
+ "remove_islands": 2,
+ "thermal_relief_gap": 0.1,
+ "thermal_relief_spoke_width": 0.1
}
},
"diff_pair_dimensions": [],
@@ -140,7 +140,7 @@
},
"rules": {
"max_error": 0.005,
- "min_clearance": 0.0,
+ "min_clearance": 0.1,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.5,
"min_groove_width": 0.0,
@@ -153,9 +153,9 @@
"min_text_height": 0.8,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
- "min_track_width": 0.2,
+ "min_track_width": 0.1,
"min_via_annular_width": 0.1,
- "min_via_diameter": 0.5,
+ "min_via_diameter": 0.45,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
@@ -495,7 +495,7 @@
"classes": [
{
"bus_width": 12,
- "clearance": 0.2,
+ "clearance": 0.1,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
@@ -506,10 +506,10 @@
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
- "track_width": 0.2,
+ "track_width": 0.1,
"tuning_profile": "",
- "via_diameter": 0.6,
- "via_drill": 0.3,
+ "via_diameter": 0.45,
+ "via_drill": 0.2,
"wire_width": 6
}
],

Highly Recommended Verilog Books