summaryrefslogtreecommitdiffhomepage
path: root/Betsy.kicad_pro
diff options
context:
space:
mode:
authorPrivate Island Networks Inc. <opensource@privateisland.tech>2026-07-06 15:50:04 -0400
committerPrivate Island Networks Inc. <opensource@privateisland.tech>2026-07-06 15:50:04 -0400
commit4de0ed7649c65457d5a6a7516903da13f5acffad (patch)
tree52704d39f8e5f576c01df0a078aef2a4ed414fc2 /Betsy.kicad_pro
parenta931b38ddf5f8733359bd4b574745f27af8b3e5f (diff)
design files: DRC clean up of 400+ errors and warnings. Remaining errors and warnings may be OK or Kicad bugs
Diffstat (limited to 'Betsy.kicad_pro')
-rw-r--r--Betsy.kicad_pro37
1 files changed, 25 insertions, 12 deletions
diff --git a/Betsy.kicad_pro b/Betsy.kicad_pro
index 19a9d1d..3f2a8c5 100644
--- a/Betsy.kicad_pro
+++ b/Betsy.kicad_pro
@@ -63,13 +63,19 @@
"min_clearance": 0.1,
"min_island_area": 10.0,
"min_thickness": 0.1,
- "pad_connection": 2,
- "remove_islands": 2,
- "thermal_relief_gap": 0.1,
- "thermal_relief_spoke_width": 0.1
+ "pad_connection": 3,
+ "remove_islands": 0,
+ "thermal_relief_gap": 0.25,
+ "thermal_relief_spoke_width": 0.5
}
},
- "diff_pair_dimensions": [],
+ "diff_pair_dimensions": [
+ {
+ "gap": 0.0,
+ "via_gap": 0.0,
+ "width": 0.0
+ }
+ ],
"drc_exclusions": [],
"meta": {
"version": 2
@@ -111,7 +117,7 @@
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "error",
- "padstack": "warning",
+ "padstack": "ignore",
"pth_inside_courtyard": "error",
"shorting_items": "error",
"silk_edge_clearance": "warning",
@@ -146,17 +152,17 @@
"min_groove_width": 0.0,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
- "min_microvia_diameter": 0.2,
+ "min_microvia_diameter": 0.1,
"min_microvia_drill": 0.1,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.8,
"min_text_thickness": 0.08,
- "min_through_hole_diameter": 0.3,
+ "min_through_hole_diameter": 0.1,
"min_track_width": 0.1,
"min_via_annular_width": 0.1,
"min_via_diameter": 0.45,
- "solder_mask_to_copper_clearance": 0.0,
+ "solder_mask_to_copper_clearance": 0.03,
"use_height_for_length_calcs": true
},
"teardrop_options": [
@@ -203,7 +209,9 @@
"td_width_to_size_filter_ratio": 0.9
}
],
- "track_widths": [],
+ "track_widths": [
+ 0.0
+ ],
"tuning_pattern_settings": {
"diff_pair_defaults": {
"corner_radius_percentage": 80,
@@ -230,7 +238,12 @@
"spacing": 0.6
}
},
- "via_dimensions": [],
+ "via_dimensions": [
+ {
+ "diameter": 0.0,
+ "drill": 0.0
+ }
+ ],
"zones_allow_external_fillets": false
},
"ipc2581": {
@@ -524,7 +537,7 @@
"last_paths": {
"idf": "",
"netlist": "",
- "plot": "",
+ "plot": "Gerber",
"specctra_dsn": "",
"vrml": ""
},

Highly Recommended Verilog Books