summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2026-07-22 13:56:45 -0400
committerPrivate Island Networks Inc <opensource@privateisland.tech>2026-07-22 13:56:45 -0400
commitad5fe77b71d6e938c1df4b7f018054d60d836452 (patch)
treeda610cefcc4957b3fb72eb5639183b7924db916a
parente7d260a2ad6984417b001c6e4ae08a78005da12a (diff)
project: ERC: change unconnected wire to ignore, update version to 0.2, add *.lck to gitignore
-rw-r--r--.gitignore1
-rw-r--r--Betsy.kicad_pro6
2 files changed, 4 insertions, 3 deletions
diff --git a/.gitignore b/.gitignore
index aeaa684..147a8b8 100644
--- a/.gitignore
+++ b/.gitignore
@@ -2,6 +2,7 @@ Betsy-backups
fp-info-cache
*.kicad_prl
*.bak
+*.lck
.project
.history
diff --git a/Betsy.kicad_pro b/Betsy.kicad_pro
index 82c932e..435276a 100644
--- a/Betsy.kicad_pro
+++ b/Betsy.kicad_pro
@@ -253,7 +253,7 @@
"internal_id": "",
"mfg": "",
"mpn": "",
- "sch_revision": "V0.1"
+ "sch_revision": "V0.2"
},
"layer_pairs": [],
"layer_presets": [],
@@ -489,7 +489,7 @@
"single_global_label": "ignore",
"stacked_pin_name": "warning",
"unannotated": "error",
- "unconnected_wire_endpoint": "warning",
+ "unconnected_wire_endpoint": "ignore",
"undefined_netclass": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
@@ -691,7 +691,7 @@
"uuid": "ef089945-8a99-4962-8014-4e19469af46f"
}
],
- "used_designators": "X401,TP301,T201,T301,TVS1-2,TVS701-702,#PWR1-2,#PWR97-98,#PWR101-114,#PWR201-225,#PWR301-323,#PWR401-424,#PWR501-508,#PWR601-615,#PWR701-717,D201-203,D301-303,D401-403,Y2,Y201,Y701,SW401,C46-53,C99,C101-111,C201-227,C301-328,C401-412,C501-520,C601-603,C701-716,FB5-7,FB401,FB501-503,FB701-703,U5-6,U101-102,U201,U301,U601,U701,R42-63,R101-108,R201-214,R301-313,R401-406,R601-611,R701-703,M201,M301,M601-602,J3-6,J10-11,J101,J201,J301,J401-402,J601,J701,FD9-12,FD601-608",
+ "used_designators": "#FLG101,#FLG201,#FLG301-302,#FLG501-503,#FLG601-607,FD9-12,FD601-608,J3-6,J10-11,J101,J201,J301,J401-402,J601,J701,M201,M301,M601-602,R42-63,R101-108,R201-214,R301-313,R401-406,R601-611,R701-703,U5-6,U101-102,U201,U301,U601,U701-702,SW401,FB5-7,FB401,FB501-503,FB701-703,C46-53,C99,C101-111,C201-227,C301-328,C401-412,C501-520,C601-603,C701-716,Y2,Y201,Y701,D201-203,D301-303,D401-403,#PWR1-2,#PWR97-98,#PWR101-115,#PWR201-225,#PWR301-323,#PWR401-424,#PWR501-508,#PWR511-512,#PWR601-615,#PWR701-717,TVS1-2,TVS701-702,T201,T301,TP301,X401",
"variants": [
{
"name": "Build1"

Highly Recommended Verilog Books