blob: 7a21c471702b9ca1c3de0633335fb068301f3ebe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
# (C) 2001-2026 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and
# other software and tools, and its AMPP partner logic functions, and
# any output files any of the foregoing (including device programming
# or simulation files), and any associated documentation or information
# are expressly subject to the terms and conditions of the Intel
# Program License Subscription Agreement, Intel MegaCore Function
# License Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Intel and sold by Intel
# or its authorized distributors. Please refer to the applicable
# agreement for further details.
# ACDS 26.1 110 win32 2026.05.10.00:14:46
# ----------------------------------------
# Auto-generated simulation script run_msim_setup.tcl
# ----------------------------------------
# This script provides commands to run the msim_setup.tcl script for the following IP detected in
# your Quartus project:
# pll_io.pll_io
# ddr_o.ddr_o
# ddr_i.ddr_i
#
#
# Intel recommends that you source this Quartus-generated IP simulation
# script to compile, elab and run the design without any customization.
# For customization, please follow the steps mentioned in msim_setup.tcl.
if ![info exists QSYS_SIMDIR] {
set QSYS_SIMDIR "./../"
}
source $QSYS_SIMDIR/mentor/msim_setup.tcl
ld
run -all
quit
|
