aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/win/common/modelsim_files.tcl
AgeCommit message (Expand)Author
11 daysinitial commit, see README in top folderHEADmasterPrivate Island Networks Inc
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-05-24 15:48:51 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis