aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/win/sim.do
diff options
context:
space:
mode:
Diffstat (limited to 'sim/win/sim.do')
-rw-r--r--sim/win/sim.do2
1 files changed, 2 insertions, 0 deletions
diff --git a/sim/win/sim.do b/sim/win/sim.do
new file mode 100644
index 0000000..5277b81
--- /dev/null
+++ b/sim/win/sim.do
@@ -0,0 +1,2 @@
+# assumes the work libraries are already built.
+vsim -voptargs="+acc" -L work -L work_lib -L lpm_ver -L sgate_ver -L altera_ver -L altera_mf_ver -L altera_lnsim_ver -L tennm_ver -L tennm_sm_hps_ver -L tennm_sm4_hssi_ver -L tennm_revb_hvio_ver -L tennm_revb_io96_ver -L altera_iopll_2110 -L pll_io -L altera_gpio_core10_ph2_2210 -L altera_gpio_2300 -L ddr_o -L ddr_i tb \ No newline at end of file

Highly Recommended Verilog Books