1 files changed, 66 insertions, 0 deletions
diff --git a/sim/win/elab.do b/sim/win/elab.do
new file mode 100644
index 0000000..1175739
--- /dev/null
+++ b/sim/win/elab.do
@@ -0,0 +1,66 @@
+#
+#	file: sim.do
+#
+# #
+# # QSYS_SIMDIR is used in the Quartus-generated IP simulation script to
+# # construct paths to the files required to simulate the IP in your Quartus
+# # project. By default, the IP script assumes that you are launching the
+# # simulator from the IP script location. If launching from another
+# # location, set QSYS_SIMDIR to the output directory you specified when you
+# # generated the IP script, relative to the directory from which you launch
+# # the simulator.
+# #
+set QSYS_SIMDIR .
+
+# #
+# # Source the generated IP simulation script.
+
+source $QSYS_SIMDIR/mentor/msim_setup.tcl
+
+# #
+# # Set any compilation options you require (this is unusual).
+# set USER_DEFINED_COMPILE_OPTIONS <compilation options>
+# set USER_DEFINED_VHDL_COMPILE_OPTIONS <compilation options for VHDL>
+# set USER_DEFINED_VERILOG_COMPILE_OPTIONS <compilation options for Verilog>
+# #
+# # Call command to compile the Quartus EDA simulation library.
+
+dev_com
+
+# #
+# # Call command to compile the Quartus-generated IP simulation files.
+
+com
+
+# #
+# # Add commands to compile all design files and testbench files, including
+# # the top level. (These are all the files required for simulation other
+# # than the files compiled by the Quartus-generated IP simulation script)
+# #
+
+vlog -work work -vopt +define+SIMULATION ../../src/ml_module_agilex.v
+vlog -work work ../src/tb.sv
+
+# #
+# # Set the top-level simulation or testbench module/entity name, which is
+# # used by the elab command to elaborate the top level.
+# #
+
+set TOP_LEVEL_NAME tb
+
+# #
+# # Set any elaboration options you require.
+set USER_DEFINED_ELAB_OPTIONS -voptargs=+acc
+# #
+# # Call command to elaborate your design and testbench.
+
+elab
+
+# #
+# # Run the simulation.
+# run -a
+# #
+# # Report success to the shell.
+# exit -code 0
+# #
+