aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/data/ml.dat
diff options
context:
space:
mode:
Diffstat (limited to 'sim/data/ml.dat')
-rw-r--r--sim/data/ml.dat145
1 files changed, 145 insertions, 0 deletions
diff --git a/sim/data/ml.dat b/sim/data/ml.dat
new file mode 100644
index 0000000..2ec3fa7
--- /dev/null
+++ b/sim/data/ml.dat
@@ -0,0 +1,145 @@
+55 // Preamble
+55
+55
+55
+55
+55
+D5
+02 // Dest MAC Address
+1A
+2B
+3C
+4D
+5E
+C8 // Source MAC Address
+F7
+50
+F3
+AB
+DE
+08 // Type IPv4
+00
+45 // IP Packet (Version, IHL)s
+00
+00 // Total Length
+23
+42 // Identification
+41
+00
+00
+80 // TTL
+11 // Identification (UDP)
+70 // IP Checksum
+C1
+C0 // IP Source Address
+A8
+05
+14
+C0 // IP Dest Address, 192
+A8 // 168
+05
+64 // 100
+30 // UDP Source Port
+00
+90 // UDP Dest Port
+20
+00 // UDP Length
+0f
+AC // UDP Checksum
+E6
+01 // Msg Type
+ed // Token
+07 // Address MSByte
+00 // Address LSByte
+00 // Data MSbyte
+00
+00
+01 // Data LSbyte
+00 // PAD
+00
+00
+00
+00
+00
+00
+00
+00
+00
+71 // FCS
+E3 //
+95
+184 // Last Byte Flag Set
+40 // Idle Clocks * 16
+55 // Preamble
+55
+55
+55
+55
+55
+D5
+02 // Dest MAC Address
+00
+0A
+0B
+0C
+0D
+C8 // Source MAC Address
+F7
+50
+F3
+AB
+DE
+08 // Type IPv4
+00
+45 // IP Packet (Version, IHL)s
+00
+00 // Total Length
+23
+42 // Identification
+41
+00
+00
+80 // TTL
+11 // Identification (UDP)
+70 // IP Checksum
+C1
+C0 // IP Source Address
+A8
+05
+14
+C0 // IP Dest Address, 192
+A8 // 168
+05
+64 // 100
+30 // UDP Source Port
+00
+90 // UDP Dest Port
+20
+00 // UDP Length
+0f
+AC // UDP Checksum
+E6
+02 // Msg Type
+c3 // Token
+00 // Address MSByte
+10 // Address LSByte
+01 // Data MSbyte
+02
+03
+04 // Data LSbyte
+00 // Pad
+00
+00
+00
+00
+00
+00
+00
+00
+00
+00
+71 // FCS
+E3 //
+95
+184 // Last Byte Flag Set
+ff // Idle Clocks * 16 \ No newline at end of file

Highly Recommended Verilog Books