aboutsummaryrefslogtreecommitdiffhomepage
path: root/ml_module_agilex.qpf
diff options
context:
space:
mode:
Diffstat (limited to 'ml_module_agilex.qpf')
-rw-r--r--ml_module_agilex.qpf31
1 files changed, 31 insertions, 0 deletions
diff --git a/ml_module_agilex.qpf b/ml_module_agilex.qpf
new file mode 100644
index 0000000..adbda70
--- /dev/null
+++ b/ml_module_agilex.qpf
@@ -0,0 +1,31 @@
+# -------------------------------------------------------------------------- #
+#
+# Copyright (C) 2026 Altera Corporation. All rights reserved.
+# Your use of Altera Corporation's design tools, logic functions
+# and other software and tools, and any partner logic
+# functions, and any output files from any of the foregoing
+# (including device programming or simulation files), and any
+# associated documentation or information are expressly subject
+# to the terms and conditions of the Altera Program License
+# Subscription Agreement, the Altera Quartus Prime License Agreement,
+# the Altera IP License Agreement, or other applicable license
+# agreement, including, without limitation, that your use is for
+# the sole purpose of programming logic devices manufactured by
+# Altera and sold by Altera or its authorized distributors. Please
+# refer to the Altera Software License Subscription Agreements
+# on the Quartus Prime software download page.
+#
+# -------------------------------------------------------------------------- #
+#
+# Quartus Prime
+# Version 26.1.0 Build 110 03/26/2026 SC Pro Edition
+# Date created = 00:02:55 May 06, 2026
+#
+# -------------------------------------------------------------------------- #
+
+QUARTUS_VERSION = "26.1"
+DATE = "00:02:55 May 06, 2026"
+
+# Revisions
+
+PROJECT_REVISION = "ml_module_agilex"

Highly Recommended Verilog Books