aboutsummaryrefslogtreecommitdiffhomepage
path: root/sim/win/mentor/run_msim_setup.tcl
diff options
context:
space:
mode:
authorPrivate Island Networks Inc <opensource@privateisland.tech>2026-05-13 12:52:39 -0400
committerPrivate Island Networks Inc <opensource@privateisland.tech>2026-05-13 12:52:39 -0400
commit694f71a280c7c386a7f9c6dcc220563fe7b61313 (patch)
treed2624afb31f6d6da08624d4c2175a00fc2ad0eb5 /sim/win/mentor/run_msim_setup.tcl
initial commit, see README in top folderHEADmaster
Diffstat (limited to 'sim/win/mentor/run_msim_setup.tcl')
-rw-r--r--sim/win/mentor/run_msim_setup.tcl36
1 files changed, 36 insertions, 0 deletions
diff --git a/sim/win/mentor/run_msim_setup.tcl b/sim/win/mentor/run_msim_setup.tcl
new file mode 100644
index 0000000..7a21c47
--- /dev/null
+++ b/sim/win/mentor/run_msim_setup.tcl
@@ -0,0 +1,36 @@
+# (C) 2001-2026 Intel Corporation. All rights reserved.
+# Your use of Intel Corporation's design tools, logic functions and
+# other software and tools, and its AMPP partner logic functions, and
+# any output files any of the foregoing (including device programming
+# or simulation files), and any associated documentation or information
+# are expressly subject to the terms and conditions of the Intel
+# Program License Subscription Agreement, Intel MegaCore Function
+# License Agreement, or other applicable license agreement, including,
+# without limitation, that your use is for the sole purpose of
+# programming logic devices manufactured by Intel and sold by Intel
+# or its authorized distributors. Please refer to the applicable
+# agreement for further details.
+
+# ACDS 26.1 110 win32 2026.05.10.00:14:46
+# ----------------------------------------
+# Auto-generated simulation script run_msim_setup.tcl
+# ----------------------------------------
+# This script provides commands to run the msim_setup.tcl script for the following IP detected in
+# your Quartus project:
+# pll_io.pll_io
+# ddr_o.ddr_o
+# ddr_i.ddr_i
+#
+#
+# Intel recommends that you source this Quartus-generated IP simulation
+# script to compile, elab and run the design without any customization.
+# For customization, please follow the steps mentioned in msim_setup.tcl.
+
+if ![info exists QSYS_SIMDIR] {
+ set QSYS_SIMDIR "./../"
+}
+
+source $QSYS_SIMDIR/mentor/msim_setup.tcl
+ld
+run -all
+quit

Highly Recommended Verilog Books