summaryrefslogtreecommitdiffhomepage
path: root/SYMBOLS.kicad_sym
AgeCommit message (Collapse)Author
10 daysstart cleaning up split power plane, remove mounting holes from RJ45 symbolPrivate Island Networks Inc.
11 daysadd globals for FLASH nets, so they connect between sheetsPrivate Island Networks Inc.
12 daysinitial commit after restarting project using schematic imports and manual ↵mainPrivate Island Networks Inc.
symbol cleanup
generated by cgit v1.2.3-8-gadcc (git 2.29.0) at 2026-07-03 21:48:20 +0000

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
The Verilog Hardware Description Language
Verilog HDL A Guide to Digital Design and Synthesis