summaryrefslogtreecommitdiffhomepage
path: root/RGMII0.kicad_sch
AgeCommit message (Collapse)Author
10 daysstart cleaning up split power plane, remove mounting holes from RJ45 symbolPrivate Island Networks Inc.
11 daysadd globals for FLASH nets, so they connect between sheetsPrivate Island Networks Inc.
11 daysfinish manual anotation of reference designators to align with Altium BetsyPrivate Island Networks Inc.
12 dayslabels: Start using global labels and combining pagesPrivate Island Networks Inc.
12 daysinitial commit after restarting project using schematic imports and manual ↵mainPrivate Island Networks Inc.
symbol cleanup

Highly Recommended Verilog Books