betsy - Betsy Maker Board KiCad Project

summary refs log tree commit diff homepage

path: root/FOOTPRINTS.pretty/TE-RJ45-5558342.kicad_mod

Age	Commit message (Collapse)	Author
11 days	add globals for FLASH nets, so they connect between sheets	Private Island Networks Inc.

12 days	initial commit after restarting project using schematic imports and manual ↵main	Private Island Networks Inc.
	symbol cleanup

Highly Recommended Verilog Books

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

The Verilog Hardware Description Language

Verilog HDL A Guide to Digital Design and Synthesis