summaryrefslogtreecommitdiffhomepage
path: root/Betsy.kicad_pcb
diff options
context:
space:
mode:
Diffstat (limited to 'Betsy.kicad_pcb')
-rw-r--r--Betsy.kicad_pcb19
1 files changed, 18 insertions, 1 deletions
diff --git a/Betsy.kicad_pcb b/Betsy.kicad_pcb
index d32360a..96f7fc3 100644
--- a/Betsy.kicad_pcb
+++ b/Betsy.kicad_pcb
@@ -7,6 +7,11 @@
(legacy_teardrops no)
)
(paper "A4")
+ (title_block
+ (title "Betsy Maker Board")
+ (rev "V0.1")
+ (company "Private Island Networks Inc.")
+ )
(layers
(0 "F.Cu" signal)
(4 "In1.Cu" power)
@@ -113,7 +118,6 @@
)
(capping no)
(filling no)
- (zone_defaults)
(aux_axis_origin 97.7011 130.4036)
(grid_origin 97.7011 130.4036)
(pcbplotparams
@@ -102283,6 +102287,19 @@
)
)
)
+ (gr_text "Copyright (C) 2026 Private Island Networks Inc.\nLicensed under CERN-OHL-S v2\nNo warranty of any kind. \nFor more details, refer to https://privateisland.tech/repos/cgit.cgi/betsy/"
+ (at 178.619074 177.31626 0)
+ (layer "Cmts.User")
+ (uuid "cfbc1669-8656-4b07-83d8-82a7034cc2c1")
+ (effects
+ (font
+ (size 1.5 1.5)
+ (thickness 0.3)
+ (bold yes)
+ )
+ (justify left bottom)
+ )
+ )
(dimension
(type aligned)
(layer "User.4")

Highly Recommended Verilog Books